Showing posts with the label Verilog

4 to 1 Mux Verilog Code

In the 81 MUX we need eight AND gates one OR gate and three NOT gates. Similarly if the x4 is zero and the priority of …